This paper presents a real time implementation of Run-Length Encode (RLE) using FPGA as one of image compression algorithms. The RLE algorithm can be implemented either on commercial DSP or as an ASIC but due to the huge development in the FPGA field, it is recommended to use the FPGA technology. The design steps from design entry to files which are needed for the download process are developed.
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1-INTRODUCTION
Image compression process is the reduction of the number of bits required to represent a digital image [1] , Run-Length Encode (RLE) is considered one of a simple image compression algorithms which depends on the reduction of the repeated image gray levels values into only two values, the first value represents the gray level value and the second one represents the repetition of this gray level value [2] . The speed is one of the main factors in evaluation of a compression algorithm. In some applications such as On-Board satellite image compression, the speed of the compression algorithm is mandatory due to real time nature of the satellite missions (simultaneous imaging and downlinking). Therefore, hardware-based solutions are considered [3-4-5] . The design steps will be accomplished by using two well known packages:FPGA advantage for HDL design, release 5.2 and Xilinx ISE, release 5.2i. In this paper, all design steps which includes design entry, functional simulation, synthesis and timing simulation [6] are introduced. The RLE design description is introduced in the next section, the simulation results are explained in section 3 and finally conclusion is presented in the last section. 
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Fig.2. The Block diagram of the RLE design
The RLE processing circuit (Processing) shown in Fig. 2 , is the main core of the design. The processing circuit becomes in the 'OM state when the Ena becomes '1' which means that the data (Data in) is ready for RLE processing. At every clock rising edge (c/k), a new input data is entered to the RLE processing circuit and counted. The RLE processing design procedures are written in VHDL code. In the design, the input enable signal 'iena' of the two output memories (RAM 1 and RAM 2) are connected to the ready output signal (Ready OP) of the RLE processing circuit. The Ready OP signal equals '0' as long as there is no change in the values of the input data (Data_in) which means that there is no input values can be written or stored into the two memories. The 'oena' signal of the two output memories is the inverse of the iena signal, where, the Ready OP of the RLE processing circuit is connected with the output enable 'oena' signal of the two output memories via an inverter (The inverter input is Ready op signal and its output is Ready opinv signal) as illustrated in Fig. 2 
3-SIMULATION RESULTS
The functional simulation is done by using ModelSim 5.5e. The simulation example is performed on 256 pixels values (can be considered as the first scanned image line). In the presence of the following values: 150 150 150 150 150 150 150 150 150 100 100 100 100 227 The output data with value 150 is repeated eight times and the output data with value 100 is repeated three times this means that the output of the previous input data sequence after applying the RLE algorithm becomes 150 8 100 3. These outputs can be stored in only 4 bytes instead of 13 bytes (i.e. Compression Ratio (CR) =2.6:1). The functional simulation results are shown in the two wave forms of Fig.3. (b) Fig.3 . Functional simulation wave forms (a) Sample wave form indicates the output from the RLE processing circuit (b) Sample wave form illustrates the output from the RAM 1 and RAM 2 Table 3 . FPGA time report after timing simulation for RLE design Data required Time (n sec.) 50 Data arrival time (n sec.) 28 Slack (n sec.) 22
The simulation results shows that Ready op signal equals '1' and inv ready op signal equals '0' as long as the last input data is not entered to the RLE processing circuit i.e., coun<255 (coun is an internal signal that counts the input data). It worth notifying that there are no delays in output values since the simulation is a functional simulation.
The design synthesis is done using Leonardo Spectrum. Xilinx-Spartanllxc2s100pq208 is selected as FPGA chip with clock frequency 20 MHZ (sampling rate) [7] to download the proposed design. Form the synthesis step, we obtain the area report which shows that 97 CLBs are used in the design, and the time report which indicates that the output data arrival occurred after 16 n sec (this means that the time taken to transfer from one input pixel to the next following one is 16 n sec (ideal simulation). The design is then converted into its gates level to be ready for timing simulation (real simulation).The place and route step is done using Xilinx ISE5.2i in order to make the design suitable for the timing simulation where time delays between different gates are taken into consideration. After timing simulation of the previous functionally simulated data, it is noticed that the output data from RAM 1 and RAM 2 (Data out and Rep_out) is not exiting exactly with the clock (c/k) rising edge as illustrated in Fig.4 . but delayed by 12 n sec this means that the real output data arrival time occurred after 28 n sec (not 16 n sec as in functional simulation).
Fig.4. Timing simulation wave forms
After finishing synthesis and timing simulation steps, an EDIF (Electronic Digital Interchange Format) file is obtained; this file is used for downloading the design on the selected chip.
4-CONCLUSION
From the area report and time report obtained from the synthesis step, the hardware utilization of the selected FPGA chip is given in Table 2 and the real data arrival time is given in Table 3 . 
